-
TheClams authored
* Move SystemVerilog repo to its github mirror * Add new package (Smart VHDL) Also add missing description for my other package (SystemVerilog) * Update Sublime min version to 3092
7b97a200
| Name |
Last commit
|
Last update |
|---|---|---|
| .github | ||
| repository | ||
| tests | ||
| utils | ||
| .gitattributes | ||
| .gitignore | ||
| .travis.yml | ||
| channel.json | ||
| package_control_channel.sublime-project | ||
| readme.md | ||
| repository.json |