Package SystemVerilog now uses tag-based release instead of branch, and
include labels language syntax and snippets.