* Move SystemVerilog repo to its github mirror

* Add new package (Smart VHDL)

Also add missing description for my other package (SystemVerilog)

* Update Sublime min version to 3092